Scheduling feasibility, Processor cpu : 

- Worst case blocking time  (see [3])  : 
    T1 => 3
    T2 => 2
    T3 => 0
    T4 => 0




<?xml version="1.0" encoding="utf-8"?>
<event_table>
</event_table>