Scheduling feasibility, Processor test1 : 

- Worst case blocking time  (see [3])  : 
    T1 => 2
    T2 => 0
    T3 => 12
    T4 => 0
    T5 => 22




<?xml version="1.0" encoding="utf-8"?>
<event_table>
</event_table>