

# Verification of Scheduling Properties Based on Execution Traces

Valérie-Anne Nicolas, Mounir Lallali, Stéphane Rubini, Frank Singhoff

Lab-STICC UMR 6285, Université de Bretagne Occidentale, UBL, Av. Le Gorgeu, 29200 Brest, France; email: {surname.name}@univ-brest.fr

## Abstract

*Despite the use of scheduling analysis when designing hard real-time systems, some erroneous temporal behaviors may still occur at runtime. Monitoring the execution of the system during runtime is a way to spot faulty behaviors. We focus on inline and embedded monitoring for the verification of general but essential temporal properties: scheduling properties.*


*This paper presents an approach for the temporal scheduling properties verification part of monitoring. The proposed algorithm has been evaluated on a benchmark, detecting missed deadlines, priority inversions, deadlocks and locked resources, in keeping with scheduling analysis and simulation results.*

**Keywords:** monitoring, trace analysis, scheduling property verification, real-time system.

Real-time system correctness depends on its logical and temporal correctness [1]. In the context of hard real-time systems, the system temporal constraints are essential and have to be met. The real-time scheduling theory provides methods and tools to describe, simulate such systems, and to verify temporal properties during the design stage. Despite the large amount of work in design stage modeling and verification of hard real-time systems, enhancing the overall system quality, some erroneous temporal behaviors may still occur at runtime.

Monitoring the execution of the system is thus mandatory to guarantee its integrity during its whole execution [2]. Moreover, to deal with hard timing constraints, the overall monitoring tool should be embedded into the system, while still being as non-intrusive as possible, and sufficiently efficient to adapt the system behavior, when needed, in a restricted delay. A monitoring tool observes the monitored system and builds a trace that constitutes a model of the real execution of the system. There is a number of trace models, depending on the kind of trace events, and in general closely related to the monitor tool, the type of monitored application, the intended properties or behaviors to observe. A processing module deals with the trace to obtain supervision information, for example compliance with specific temporal behaviors. A decision module may take action in line with supervision information, like ending the system execution for the most critical cases.

This paper presents an instance of a processing module applying temporal scheduling properties verification on execution traces as illustrated on Figure 1. We situate within the framework of the Cheddar scheduling analysis project and its associated Cheddar toolset including a scheduling analysis tool, a simulation tool [3], and a simplified architecture description language (called Cheddar ADL [4]). One of the output files when applying the simulation tool is the simulation trace file. This trace is the sequence of time-stamped events generated during simulation. The hereafter proposed verification module is based on the same system and trace models as in the Cheddar tool and the monitor introduced in [2].



**Figure 1: Verification module integration with the monitor**

The paper is organized as follows: Cheddar system model, Cheddar trace model, and aimed temporal scheduling properties are described in Section 1. Next, we present the chosen approach to check temporal scheduling properties on execution traces in Section 2. In Section 3, the behavior of the proposed algorithm is illustrated on several simple examples. Then, related work is presented in Section 4. We finally conclude and point out upcoming improvements in Section 5.

## 1 System Model, Trace Model and Scheduling Properties

Figure 2 shows the verification module software architecture. The targeted systems for runtime monitoring are hard real-time systems on uniprocessor execution platform. The system model exported from the Cheddar ADL system model describes a system by a set of XML markup elements. Markup elements are dedicated to system hardware description (processors, cores, address spaces, scheduling parameters, etc.) and system software description (tasks, resources, resource sharing protocols, etc.) [4]. As an example, tasks are periodic and mostly characterized by their period, capacity, deadline, start time and priority. Resources are mainly characterized

by their critical sections and the sharing protocol defining the access rules to the resource if it is shared by several tasks. The critical section for a resource  $R$  is the set of critical sections for the tasks sharing  $R$ . The critical section for a task  $T$ , using the shared resource  $R$ , is the time interval  $[begin\_time, end\_time]$  during which  $T$  uses  $R$ .




Figure 2: Software architecture of the verification module

The XML trace model produced by the Cheddar simulator or the monitor describes a system execution trace by a finite sequence of markup elements for time-stamped events. The types of events, numbering seven, come from the scheduling theory and describe the task states from the scheduling point of view. Events at time  $i$  for a task  $T$  (and resource  $R$ ) are:

$Task\_Activation(i,T)$	event sent out each time $i$ where a task $T$ is activated (ready to run)
$Start\_of\_Task\_Capacity(i,T)$	event when $T$ actually starts running at time $i$
$Running\_Task(i,T, T\ current\_priority)$	event when $T$ runs at time $i$ (with its priority that may change due to dynamic scheduling or resource sharing protocols)
$Allocate\_Resource(i,T,R)$	event when a resource $R$ is allocated to task $T$ at time $i$
$Wait\_for\_Resource(i,T,R)$	event when a task $T$ asks for an already used resource $R$ at time $i$
$Release\_Resource(i,T,R)$	event when a resource $R$ is released by task $T$ at time $i$
$End\_of\_Task\_Capacity(i,T)$	event when a task $T$ finishes its execution at time $i$

An extract of an XML execution trace model is presented in Figure 3 (in Section 2).

From the verification perspective, we are interested in scheduling properties of execution traces, numbering eight. For any given trace  $Exe$ , we focus on:  $P\_priority\_inversion(Exe)$ ,  $P\_deadlock(Exe)$ ,  $P\_activation(Exe)$ ,  $P\_capacity(Exe)$ ,  $P\_deadline(Exe)$ ,  $P\_allocate(Exe)$ ,  $P\_unlock(Exe)$  and  $P\_wait(Exe)$ .

The properties  $P\_deadlock$  and  $P\_priority\_inversion$  characterize the absence of the corresponding scheduling theory usual concepts.

In the simplest case and with a preemptive fixed priority scheduler, two tasks  $T1$  and  $T2$  are in deadlock if  $T1$  locks a resource  $R1$ ,  $T2$  locks a resource  $R2$ , and  $T1$  waits for  $R2$  while  $T2$  waits for  $R1$ . Both tasks prevent each other from

accessing the shared resources  $R1$  and  $R2$  and therefore are blocked, missing their deadlines.

Let see now an example of scheduling when a priority inversion occurs. A priority inversion occurs when two tasks  $T1$  (a low priority) and  $T2$  (a high priority) share a resource  $R$ , a third medium priority task  $T3$  uses no resource.  $T1$  begins and owns  $R$ , then  $T2$  is activated and preempts  $T1$ ,  $T2$  later blocks waiting for  $R$  (still locked by  $T1$ ).  $T1$  resumes its execution and  $T3$  is activated before  $T1$  has released  $R$ .  $T1$  is preempted by  $T3$ . At that point,  $T3$  (medium priority) can run and thus blocks  $T2$  (high priority), through  $T1$ , even though they share no resource.

We now define the other properties investigated in this paper.

$P\_activation(Exe)$  holds true if for each system task,  $Task\_Activation$  events occur at the accurate times (periodically from start time), with no missing or extra  $Task\_Activation$  events in the whole trace  $Exe$ .

$P\_capacity(Exe)$  holds true if each task job in the trace  $Exe$  runs exactly for the duration of its capacity.

$P\_deadline(Exe)$  holds true if all task jobs in the trace  $Exe$  meet their deadlines.

$P\_allocate(Exe)$  holds true if for each  $Allocate\_Resource(i,T,R)$  event in the trace  $Exe$ ,  $R$  is really needed by  $T$  at time  $i$ ,  $R$  is free at time  $i$  and  $i$  is the required time for this event.

$P\_unlock(Exe)$  holds true if for each system task in the trace  $Exe$ , owned resources are released at the required time, and in any case before deadline.

$P\_wait(Exe)$  holds true if for each  $Wait\_for\_Resource(i,T,R)$  event in the trace  $Exe$ ,  $R$  is really needed by  $T$  at time  $i$ ,  $R$  is not free at time  $i$  and  $i$  is the event required time.

Brought together, all these properties give a fairly complete overview of the expected scheduling behavior of the system.

In the next Section we describe the algorithm for checking these properties, based on the system and trace models presented above.

## 2 Verification of Scheduling Properties on Execution Traces

The final objective of the verification module is to be embedded into the real-time system and run inline during the system execution. Its execution speed has thus to be compatible with that of the system. Another constraint, even if it is related, is that the monitored real-time systems may have non finite executions, or finite executions but with a great number of events. Therefore, during execution, the verification module does not take as input the whole trace, but a finite fixed size slice of it, using a transition buffer filled by the hardware part of the monitor. The direct induced impact is that the verification module execution time on one slice must be lower than the system execution time corresponding to the next trace slice, otherwise some trace events may be lost. For these reasons, the general frame of our verification algorithm is a one and only one pass through the trace.

As shown on the example of Figure 3 (which is a limited extract of events from a trace for conciseness), trace events are not fully ordered. This is especially the case for  $Task\_Activation$  events. The  $Task\_Activation$  event for



```

Algorithm: Apply&Check (system_runtime_state S, trace T)
foreach event E of trace T do
  state_update_with_event(S,E);
  switch E do
    case Task_Activation do
      | P_activation_TActivEvt_Check(S,E);
      | P_deadline_TActivEvt_Check(S,E);
    case Start_of_Task_Capacity do
      | Start_of_Task_Capacity event error detection;
    case Running_Task do
      | Running_Task event error detection;
      | P_capacity_RunTaskEvt_Check(S,E);
      | P_deadline_RunTaskEvt_Check(S,E);
      | P_priority_inversion_RunTaskEvt_Check(S,E);
    case End_of_Task_Capacity do
      | End_of_Task_Capacity event error detection;
      | P_capacity_EndTaskCapaEvt_Check(S,E);
      | P_deadline_EndTaskCapaEvt_Check(S,E);
      | P_unlock_EndTaskCapaEvt_Check(S,E);
    case Allocate_Resource do
      | P_allocate_AllocResEvt_Check(S,E);
    case Release_Resource do
      | Release_Resource event error detection;
    case Wait_for_Resource do
      | P_wait_WaitResEvt_Check(S,E);
      | P_deadline_WaitResEvt_Check(S,E);
      | P_deadlock_WaitResEvt_Check(S,E);
  end
end
Periodic_P_activation_Check(S);
Periodic_P_unlock_Check(S);
Periodic_P_deadline_Check(S);
End

```

**Figure 4: Apply&Check Algorithm**

adequate properties. These procedures are thus named *PropertyName\_EventType\_Check*(*S*,*E*), meaning that they check that the event *E* of type *EventType* does not violate the property *PropertyName* in the system runtime state *S*. A specific type event has an impact on only some of the eight studied properties. Thus, only the procedures associated to the potentially impacted properties for the considered type of event are called. For example, a *Allocate\_Resource* event may solely affect the *P\_allocate* property whereas a *Task\_Activation* event may affect the *P\_activation* and *P\_deadline* properties, and a *Wait\_for\_Resource* event the *P\_wait*, *P\_deadline* and *P\_deadlock* properties. To give a more precise idea of the content of the checking procedures, here are some details about the *P\_activation\_TActivEvt\_Check* and *P\_deadline\_TActivEvt\_Check* procedures that are called when processing a *Task\_Activation* event.

*P\_activation\_TActivEvt\_Check*(*S*,*E*) :

- if the event *E* is a task first activation: checks that the event timestamp is not too late or too early,
- else checks that the previous task job activation event is not missing and that there is not extra activation event for the task in the interval.

*P\_deadline\_TActivEvt\_Check*(*S*,*E*) :

checks that the previous task job did not miss its deadline.

The algorithm has been implemented in C in order to fit with the monitoring constraints: embedded into the system and efficiency.

In the next Section, the behavior of the algorithm is illustrated on several simple trace examples.

### 3 Evaluation of the Verification Module

The algorithm described in Section 2 has been evaluated on a benchmark of nine system and trace examples. This benchmark mainly comes from a Cheddar tutorial [5]. Each example is made of a system model and a trace model resulting from the Cheddar simulation tool. For all the examples, the verification algorithm results are compliant with Cheddar scheduling analysis and simulation tools. Among the nine examples, four exhibit erroneous behaviors (missed deadlines, deadlocks, priority inversions or locked resources).

For brevity, we here only present two mistaken examples whose system and trace models can be accessed online [6]. For each of them, we assume a preemptive fixed priority scheduling policy and priorities are assigned according to Rate Monotonic.

In the first example, a system with three periodic tasks, synchronous and with deadlines on request is considered.

Task	Period	Deadline	Capacity	Start time
<i>T1</i>	6	6	2	0
<i>T2</i>	8	8	2	0
<i>T3</i>	12	12	5	0

Tasks *T1* and *T3* share a resource *S* with mutual exclusion access: *T3* needs *S* during all its capacity, *T1* needs *S* during the 2nd unit of time of its capacity only. There is no specific priority inheritance protocol, blocked tasks are thus stored in a FIFO queue. The trace contains 75 events and expresses the system behavior over its feasibility interval, that is from 0 to the tasks periods Least Common Multiple (*LCM*) as the tasks are synchronous [7], thus from time 0 to time 24.

When executing our verification algorithm, a priority inversion between tasks *T1* and *T2* is detected at times 8 and 9, and a missed deadline for the task *T1* is detected at times 12 and 13.

Changing the sharing resource protocol by PIP (Priority Inheritance Protocol) leads to a correct behavior of the system, attested by the execution of the verification algorithm which finds no more errors.

The second example is a system with two asynchronous periodic tasks and one shared resource.

Task	Period	Deadline	Capacity	Start time
<i>T1</i>	20	20	10	0
<i>T2</i>	10	10	4	1

Tasks *T1* and *T2* share a resource *R1* with mutual exclusion access: *T1* needs *R1* from the the 1st unit of time of its capacity up to the 4th (included), and from the 3rd unit of time of its capacity up to the 6th (included). *T2* needs *R1* from the the 1st unit of time of its capacity up to the 2nd (included). There is no specific priority inheritance protocol. Here, tasks are not synchronous and the feasibility interval is defined from 0 to the *maximum of tasks start times + 2 \* LCM(tasks)*

periods) [7]. The trace contains 85 events and expresses the system behavior over its feasibility interval, that is from time 0 to time 41. When executing our verification algorithm, a deadlock on *R1* for task *T1* is detected at all times from 2, a missed deadline for the task *T2* is detected at all times from 11 (while waiting for *R1*), an unlock error is detected on *R1* for *T1* at time 19 and 39, a missed deadline for the task *T1* is detected at all times from 20 (while waiting for *R1*).

On this benchmark, results confirm that the whole set of considered properties give a fairly complete overview of the scheduling behavior of the system, similar to scheduling analysis and simulation results.

## 4 Related Work

Several works have been proposed for runtime verification/monitoring of timed properties based on execution traces. [8] proposes a runtime verification framework for SoC (Systems on Chip) model. This framework allows the verification of temporal properties described in PSL (Property Specification Language), and the analysis of verification results. The authors of [9] present a software architecture based on Logic-Labeled Finite-State Machine (LLFSM) and regular expressions to perform runtime monitoring and verification of robotic system behaviors. [10] proposes a runtime verification approach for timed systems based on executable models. They define an on-the-fly conformance relation (between implementations and specifications) used for runtime verification, and they suggest an on-the-fly matching for timed traces. The proposed method has been implemented in an open-source toolkit which has been experimented on the verification of some units of different industrial microprocessors. [11] presents a predictive runtime verification framework for systems with timing requirements. Unlike the previous approaches, this predictive verification is related to a system which is not monitored as a black-box (some information about the system behavior is known).

Previous works propose their own verification framework and/or architecture that are not integrated as a part of the real-time system monitoring. In addition, these works deal with general temporal properties. In our case, we focus on scheduling properties verification for inline and embedded monitoring, and we aim at using our verification module as a part of an inline embedded health monitor.

## 5 Conclusion

In this paper, an approach for the verification of scheduling properties on uniprocessor hard real-time system execution traces has been presented. This verification module has been implemented in C and evaluated on a simple benchmark. Testing showed that verification module results were compliant with Cheddar scheduling analysis and simulation results, thus strengthening confidence in the algorithm pertinence and confirming that the set of considered properties gives an accurate overview of the expected scheduling behavior of the system. Currently, the verification module deals with one slice of execution trace. Next improvement is to enchain the processing of several execution trace slices.

After what the objective is to use this verification module as a part of an inline embedded health monitor [2]. Further work is needed to evaluate the verification module on more consistent and realistic examples, so as to assess its efficiency when embedded into a real-time system.

**Acknowledgments** This work and Cheddar are supported by Brest Métropole, Ellidiss Technologies, CR de Bretagne, CG du Finistère and Campus France PESSOA programs number 27380SA and 37932TF.

## References

- [1] C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard-real-time environment," *Journal of the ACM (JACM)*, vol. 20, no. 1, pp. 46–61, 1973.
- [2] S. Rubini, V.-A. Nicolas, F. Singhoff, and J. Rufino, "A real-time system monitoring driven by scheduling analysis," *RUME'18 Workshop*, June 2018.
- [3] F. Singhoff, J. Legrand, L. Nana, and L. Marcé, "Cheddar: a flexible real-time scheduling framework," *ACM SIGAda Ada Letters*, vol. 24, pp. 1–8, December 2004. ACM Press, New York, USA.
- [4] C. Fotsing, F. Singhoff, A. Plantec, V. Gaudel, S. Rubini, S. Li, H. N. Tran, L. Lemarchand, P. Dissaux, and J. Legrand, "Cheddar architecture description language," *Lab-STICC technical report*, 2014.
- [5] F. Singhoff, "Tutorial about cheddar : an example of real-time scheduling analysis with cheddar," *Lab-STICC technical report*, 2015.
- [6] <http://beru.univ-brest.fr/svn/CHEDDAR/trunk/docs/publications/nicolas18>.
- [7] J. Y.-T. Leung and M. Merrill, "A note on preemptive scheduling of periodic, real-time tasks," *Information Processing Letters*, vol. 11, no. 3, pp. 115 – 118, 1980.
- [8] L. Pierre and M. Chabot, "Assertion-based verification for soc models and identification of key events," in *2017 Euromicro Conference on Digital System Design (DSD)*, pp. 54–61, Aug 2017.
- [9] V. Estivill-Castro and R. Hexel, "Run-time verification of regularly expressed behavioral properties in robotic systems with logic-labeled finite state machines," in *2016 IEEE International Conference on Simulation, Modeling, and Programming for Autonomous Robots (SIMPAN)*, pp. 281–288, Dec 2016.
- [10] M. M. Chupilko and A. S. Kamkin, "Runtime verification based on executable models: On-the-fly matching of timed traces," in *Proceedings Eighth Workshop on Model-Based Testing, MBT 2013, Rome, Italy, 17th March 2013.*, pp. 67–81, 2013.
- [11] S. Pinisetty, T. Jron, S. Tripakis, Y. Falcone, H. Marchand, and V. Preoteasa, "Predictive runtime verification of timed properties," *J. Syst. Softw.*, vol. 132, pp. 353–365, Oct. 2017.